Introduction
With the increase in the integration density of semiconductor devices, the required pattern pitch and width has become smaller than the resolution limit of KrF lithography. In some cases, in order to obtain overlay accuracy, holes below 100 nm-insize are required by the lack of CD (Critical Dimension). At present, however, ArE F2, and NGL (Next Generation Lithography) with higher resolution are not available. Therefore, several new attempts to improve the resolution of KrF lithography have been made. Among the test methods, the resist hole pattern shrink process is promising. Several investigations on hole shrink have been reported, ; (a) thermal flow processl'2, (b) side-wall formation in the holes3, (c) double exposure using two Levenson-type masks4, and (d) top surface imaging using a dry developable bi-layer resist system5'6'' The thermal flow process is a very simple method, but the degree of hole shrinkage is dependent on the pattern arrangement. The side-wall formation process is complicated and insufficient for making 100-nm holes. The double exposure using two Levenson-type masks results in a higher cost in device fabrication. Therefore, we have proposed a robust and low-cost method uses chemical shrink technology to obtain 100-nm hole patterns. It's called RELACSTM (Resolution Enhancement Lithography Assisted by Chemical Shrink) process; it is a sidewall formation process. This is a new process that makes use of the thermal cross-linking reaction with the acid existing at the resist wall. By using the AZ®R200 (a product of Clariant (Japan)) RELACSTM process, we were able to obtain 100-nm holes with KrF resist patterns of 220 nm8. However, since special developer (R2-developer) was required, there were two major problems encountered in the R200-process. One was the lack of the flexibility in the process, and the other was the difficulty information of a below 100-nm hole pattern. This was caused by a bridge defect generated by the swelling of the cross-linking layer. Therefore, a new RELACSTM process that could be developed only using pure water instead of R2-developer was required. In this paper, we wish to report a new RELACSTM material, AZ®R500, and fabrication below 100-nm hole using this material.
2.Experimental

Process and Materials
KrF lithography was performed with NA0.68 scan tool using AZ®DX5240P ((Clariant) , thickness = 515nm). The schematic process flow of RELACSTM is shown in Fig. 1 . The RELACS coating material was AZ®R500 (Clariant). All resist CD or image measurements were performed with HITACHI-59920.
Results and Discussion
We tried to shrink a 166-nm hole in diameter by using the RELACS process with baking at 115°C for 70sec. As a result, we were able to obtain a shrunk hole pattern, as shown in Fig. 2 . Under this condition, the diameter of the shrunk hole was J. Photopolym. Sci. Technol., Vol.15, No.3, 2002 78-nm.
The cross-sectional profile of the hole pattern after RELACS became somewhat tapered.
However, the top view of the hole after RELACS showed good shape in keeping with the initial shape. 
Summary
We propose a new hole shrink process, which is a robust and low-cost method, named RELACS. By using the RELACSTM AZ®R500 process, which is possible to develop using only pure-water, we were able to obtain a 78-nm hole with the KrF resist pattern. The RELACSTM process is a very effective for forming below 100-nm holes.
We are now trying to introduce the RELACSTM AZ®R500
process into mass production. 
